

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of :

Paul Brierley

Serial No. : 09/862,531

Filed : May 21, 2001

For : Apparatus And Method For
Detecting A Predetermined Pattern
Of Bits In A Bitstream



Group Art Unit : 2133

Examiner : Dildine, R. Stephen

Atty Docket : 1496.00088 / 00-383

I hereby certify that this correspondence is being deposited with the U.S. Postal Service as First Class Mail in an envelope addressed to: Commissioner for Patents, P. O. Box 1450, Alexandria, VA 22313-1450, on the date below:

Manu Kashyan

August 26, 2004
Date

Signature

SUBMISSION OF FORMAL DRAWINGS PURSUANT TO 37 C.F.R. §1.85

Official Draftsman

Commissioner for Patents
P. O. Box 1450
Alexandria, VA 22313-1450

Sir:

Applicant hereby substitutes the enclosed formal drawings for those presently in the above referenced application.

LSI Logic Corporation
1621 Barber Lane, MS D-106
Milipitas, CA 95035
408-433-7475

Date: 8/26/04

Respectfully submitted,

Henry Groth

Reg. No. 39,696